| |
| 招聘职位：〖 ASIC验证测试工程师
〗 |
| 要求： |
ASIC验证测试部经理Logic Verification Engineer
1)Job Function
A)In charge of verification and testing of ASIC chips.
B)Write test and verification spec for mixed signal chips.
C)Generate test and verification plan.
D)Manage a group of test and verification engineers.
2)Candidates must have the following qualifications.
A)At least 2 years RTL and Vera coding experience
B)Experience of managing a group of engineers..
C)Able to write and use test-bench to test RTL blocks.
D)Able to program FPGA to test logic blocks.
E)Must have strong logic thinking ability.
F)Strong ability to enforce methodology.
G)ASIC debugging experience preferred.
联系人：金先生
EMAI：jinguohong@tlsemi.com |
|
| |
|
联系我们-->> |
| 招聘职位：〖 ASIC全定制版图设计
〗 |
| 要求： |
ASIC全定制版图设计VLSI Backend Design Engineer
1) Job Function
A) In charge of circuit custom layout design.
B) Responsible for block level floorplanning.
2) Candidates must have the following qualifications.
A) B.S Degree in EE or Computer Science. M.S. preferred.
B) 2-5 years experience in IC design.
C) Experienced in floor planning.
D) Familiar with cadence place and route tools.
E) Experienced in writing scripts for place and route.
F) Experienced in writing scripts for gate net-list synthesis.
G) Custom designed circuit layout experience.
H) Able to correctly model parasitic loading.
I) Aware of all the electric design issues involved including cross talk, IR drop, and electro-migration issues.
联系人：金先生
EMAI：jinguohong@tlsemi.com |
|
| |
|
联系我们-->> |
| 招聘职位：〖 ASIC逻辑设计工程师 Logic Design Engineer
〗 |
| 要求： |
学 历：本科
工作年限：二年以上
薪水范围：面议
职位描述：
Job Function
A)Design digital circuit blocks using RTL coding in mixed signal IC chips.
B)Define micro architecture of digital part of the mixed signal IC.
Candidates must have the following qualifications.
A)2 years RTL coding experience
B)Understanding of concept of state-machine.
C)Understanding of the concept of timing. Able to perform static timing analysis.
D)Familiar with VCS or NC-Verilog
E)Able to write and use test-bench to test RTL blocks.
F)Able to program FPGA to test logic blocks.
联系人：金先生
EMAI：jinguohong@tlsemi.com |
|
| |
|
联系我们-->> |
| 招聘职位：〖 IC模拟电路设计经理
〗 |
| 要求： |
Job Function
A)Design consumer electronics mixed signal IC
B)Responsible for product definition and micro architecture.
Candidates must have the following qualifications.
A)B.S Degree in EE or Computer Science. M.S. preferred.
B)Recent experience of designing TFT or STN LCD driver chip is preferred.
C)Aware of most of the issues involved including circuit design, module, glass panel, foundry interface, packaging, ESD design, testing.
D)Familiar with mixed signal design and verification flow.
E)Strong analog design background.
F)2-5 years experience in IC design.
G)Layout experienc(LVS/DRC)
H)Detailed knowledge of reference voltage circuit, dc-dc charge pump circuit, and oscillator circuit design.
I)Familiar with SPICE and mixed-signal simulation tools
联系人：金先生
EMAI：jinguohong@tlsemi.com |
|
| |
|
联系我们-->> |
| 招聘职位：〖 销售（行业大客户销售经理）Sales(VIP sales manager)
〗 |
| 要求： |
工作职责(job responsibility)：
1、开拓公司产品LCM在 国际、国内例如：移动电话、坐机、MP3/MP4、消费电子、显示器、LCD TV等行业的客户关系；
enlarge and enhance internal and external LCM customer relationship in cell phone, telephone,MP3/MP4,display, LCD TV and so on.
2、LCM产品在国际、国内的渠道销售工作；
LCM channel distribution in internal and external market.
任职要求(job Requiremnet)：
1、正直诚信、有责任心，富有团队精神，善于沟通，具有协调能力。
Honest, responsible, team work spirit; strong communication and harmonizing skills
2、5年以上LCM国际国内市场销售工作经验，具有行业大客户关系者将优先予以考虑；
Five years or more of experience in LCM sales in internal and external market. Having good VIP relationship in LCM field is plus.
3、对LCD MODULE有深刻了解与认识，熟悉行业发展动态及LCM发展状况与趋势，了解DIRVER IC产品领域的国内、国际市场趋势和机会点等；熟悉LCM部件供应商的情况；
Master there LCM market change and developing trend, be familiar with driver IC internal and external market trend, and be familiar with LCM component supply chain, strong analyse and judgment capacity, experiences of market research and data analyse, experience of project management is plus.
4、优秀的谈判技巧，以及良好的市场开拓能力，能适应短期出差者优先考虑。
Be good at negotiate and empolderring market , can travel in short period is plus
5、具有敏锐的市场嗅觉，善于理解客户意见，思维严谨及分析信息能力，主动性强；
strong motivation and responsibilities, strong comprehending capacity and acuminous market capacity.
6、兼具通信、电子、计算机或相关专业与经济或营销相关专业本科以上学历者优佳；
Degree in Electronic Engineering, computer, economy or market sales equivalent University grade or above. Double degree is plus.
7、流利的商业英文交流能力；（英语要求：口语精通。此条件不符者，勿投简历）
Proficiency in written and spoken English.
8、每日工作时间可在12小时以上；LCM产品月销售额在500万以上；
Willing to be overtime, Work time can reach 12 hours or more, LCM sale money is over 5 millions RMB one month.
9、年龄30岁以上。
Age is over 30.
联系人：金先生
EMAI：jinguohong@tlsemi.com |
|
| |
|
联系我们-->> |
| 招聘职位：〖 业务经理
〗 |
| 要求： |
职位描述：
1.市场信息搜索（主要为手机，MP3市场资讯）
2.开拓新客户
3.跟进现有客户情报（现有客户的新项目反馈）
要求：
1.本科以上学历（电子/机械相关专业）
2.英文CET-4级以上基本读写能力
3.熟练运用各种办公软件
4.熟悉珠三角手机市场，以及MP3市场
5.有LCD,LCM设计经验优先考虑
6.英语要求：口语精通。（此条件不符者勿投简历）
联系人：金先生
EMAI：jinguohong@tlsemi.com |
|
| |
|
联系我们-->> |
| 招聘职位：〖 FAE
〗 |
| 要求： |
职责描述:
1． 公司产品测试
2． 给客户提供技术支持，处理客户提出之异常
3． 新产品的推广应用
4． MP3手机方案设计
任职要求：
1、大学本科，外语水平良好，电子类或相关专业
2、熟练运用PROTEL/POWERPCB/AUTOCAD
3、对MP3,Mobilephone,LCD Module 终端产品有深刻的了解，
能够独立解决客户所反馈的问题。
4、对 LCM产品上使用的相关软件能够熟练的应用；
熟练运用C/ASM编程
5、精通数字/模拟电路
6、有三年以上Color STN &TFT LCD/LCM独立开发经验，
对Color STN ,TFT LCD Driver IC有很深的了解。
7、具较强沟通能力，良好的分析和问题处理能力
8、工作积极主动，注重团队合，可在压力下良好的工作
联系人：金先生
EMAI：jinguohong@tlsemi.com |
|
| |
|
联系我们-->> |
| 招聘职位：〖 ASIC逻辑设计经理
〗 |
| 要求： |
Job Function
A)Design digital circuit blocks using RTL coding in mixed signal IC chips.
B)Write RTL code for custom designed blocks such as SRAM and adder blocks.
C)Define micro architecture of digital part of the mixed signal IC.
D)Verification of the logic blocks using test bench and Vera.
E)Use FPGA to validate the designed blocks.
F)Write synthesis script to generate gate level netlist.
G)Analyze timing for synthesized blocks.
Candidates must have the following qualifications.
A)2 years RTL coding experience
B)Understanding of concept of state-machine.
C)Understanding of the concept of timing. Able to perform static timing analysis.
D)Familiar with VCS or NC-Verilog
E)Able to write and use test-bench to test RTL blocks.
F)Able to program FPGA to test logic blocks.
联系人：金先生
EMAI：jinguohong@tlsemi.com |
|
| |
|
联系我们-->> |
|
|
